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Abstract. A log-domain current-mode quadrature sinusoi-
dal oscillator based on lossless integrators is presented. 
The circuit is a direct realization of a first-order 
differential equation for obtaining the lossy and lossless 
integrators. Each of the log-domain lossless integrators is 
realized by using only NPN transistors and a grounded 
capacitor for achieving low-power and fast response. The 
proposed oscillator uses two-lossless integrator loop which 
can be electronically tuned through bias currents. 
A validated BJT model which is used in SPICE simulation 
operated from a single power supply as low as 2.5 V. The 
oscillation frequency is controlled over four decades of 
frequency. The total harmonic distortions for two-phases 
QSO (12 MHz) is obtained around 0.93% which enables 
fully integrated in telecommunication systems. The 
proposed circuit is also suitable for high-frequency 
applications. Nonideality studies are included and PSpice 
simulation results confirm the theoretical results. 
Keywords 
Log-domain filtering, high-frequency, low-voltage, 
electronically-controlled, quadrature oscillator. 
1. Introduction 
In 1979, Adams introduced a novel class of continu-
ous-time filters called log-domain filters which externally 
are linear systems, yet internally are nonlinear [1]. This 
class originates from the companding concept (compress 
and expand) of log-domain circuits. Input linear current is 
initially converted to a compressed voltage, which then is 
processed by the log-domain core block. The compressed 
output voltage is converted to a linear current to preserve 
the linear operation of the whole system. The compression 
and expansion of the corresponding signals are based on 
the logarithmic/exponential voltage–current relationship of 
a bipolar transistor. Log-domain circuits are useful build-
ing blocks for realizing high-performance current-mode 
analog signal processing systems. 
In 1993, Frey introduced a general method for syn-
thesizing log-domain filters of arbitrary order using a state-
space approach [2], [3]. Frey also presented a highly 
modular technique for implementing such filters from 
a simple building block comprising a bipolar current mirror 
whose emitters are driven by complementary emitter fol-
lowers. Log-domain filter operation is based on instantane-
ous companding [4]–[7] and these circuits are both of theo-
retical and technological interest, since they potentially 
offer high-frequency operation, tunability, and extended 
dynamic range under low power supply voltages [8]–[12]. 
Quadrature sinusoidal oscillator (QSO) is an oscilla-
tor that has two outputs with a 90 degree phase difference, 
and is useful in many applications. For example, in tele-
communications QSO is used as phase modulator, quadra-
ture mixer [13] and single-sideband generator [14]. For 
measurement purposes, QSO is used as a vector generator 
or a selective voltmeter [15]. Moreover, QSOs constitute 
an important unit in power electronics systems [16]. 
Several active building blocks, such as CF (current-
follower) [17], OTA (operational transconductance ampli-
fier) [18], FTFN (four terminal floating nullor) [19], 
FDCCII (fully-differential current conveyor) [20], CDTA 
(current differencing transconductance amplifier) [21] and 
DVCC (differential voltage current conveyor) [22] have 
been used for QSO realization. Some of them use floating 
passive elements [17], [18], [19], [21], [22], or excessive 
active components [20], or the frequency and condition of 
oscillation cannot be tuned independently [18]. Unfortu-
nately, they are suitable only for low megahertz range.  
This paper presents a new QSO realization based on a 
log-domain 2 lossless integrators loop. Fast response and 
low-power consumption are obtained. The proposed circuit 
possesses the following features: 
 Simple structure which can be easily configured and 
realized by using the minimum number of active and 
passive components per phase. 
 Use of grounded capacitors suitable for integration. 
 A wide range electronic tunability of the oscillation 
frequency. 
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 High-frequency range of oscillation based on log-do-
main concept with electronic tunability and low-
power supply feature. 
 High-output impedance, thus allowing interconnec-
tion with succeeding current-mode circuits. 
2. Theory and Principle 
2.1 Quadrature Sinusoidal Oscillator 
The generalized structure of a quadrature sinusoidal 
oscillator (QSO) is shown in Fig.1. It consists of inverting 
and non-inverting lossless integrators. The current output 
(Io) of the second stage is fed back to the input of the first 
stage. The system is determined by the following transfer 
function. 
        21 1
y s A kB kABH s
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Fig. 1.  Block diagram of QSO. 
Rewriting (1) by using the Barkhausen’s criteria yields 
     21 0 1 1
N s kABLG
D s s sA k
       . (2) 
If k = 1, the numerator is given by 
 ABssN  20)( . (3) 
It is seen that the frequency of oscillation is obtained by 
 2 AB  . (4) 
2.2 Log-domain Lossless Integrator 
Fig. 2(a) shows a log-domain filtering scheme based 
on a translinear type-B (balance) cell [23] which is called 
log-domain lossy integrator. Assuming that each transistor 
has an ideal exponential characteristic, and using Kirch-
hoff’s current law (KCL), the base-emitter voltage relations 
can be written as 
 1 2 3 4 0be be be beV V V V    .  (5) 
The collector current of the transistor is given by 
 exp beC S
T
VI I
V
    
 (6) 
where the different terms have their usual meaning. Now, 
applying the translinear principle (TLP) [24] to Q1-Q4 
gives 
 1 2 3 4C C C CI I I I . (7.1) 
If IC1= I1, IC2= Iin and IC4= Iout, (7.1) becomes 
 1 3in C outI I I I . (7.2) 
The collector current of Q3 can be expressed as 
 3 3 1 1C CI I C V
  . (8) 
The derivative of the voltage across the capacitor C1 is 
 1
1
C out T outT
C
out out
dV dI V IVV
dt I dt I

    .  (9) 
The derivative of the output current based on (6) yields 
 1 1
1expout S C C outout C
T T T
dI I V dV II V
dt V V dt V
      
. (10) 
Substituting (8), (9) and (10) into (7.2), we get 
 1
1 3
out T
in out
out
C I VI I I I
I
     
. (11) 
Suppose we define the currents I1= kI3= kI; then (11) 
becomes 
 1 out Tin out
C I VkI I
I

  . (12) 
By taking the Laplace transform of both sides of (12) and 
rearranging, the transfer function of the circuit of Fig. 2(a) 
is given by  
       1 1
out
in T
I s kH s
I s s C V I
    (13) 
 
(a) (b) 
Fig. 2. Log-domain lossy integrator. 
From (13), where k = I1/I3, it is seen that H(s) corre-
sponds to the transfer function of a lossy integrator, and 
that the natural frequency is controlled by the bias current 
(I). Considering the direction of the input and output cur-
rents in Fig. 2(a) along with (13), it can be seen that this 
structure can easily produce a useful lossy integrator func-
tion. In Fig. 2(a), if the constant currents I1, I2, and I3 are 
replaced by using I1= kI, I2= I3= I, respectively, and current 
source kI is inserted at the output, then Fig. 2(a) is trans-
formed to Fig. 2(b). 
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 As A As  
Fig. 3. Lossless integrator realized from lossy integrator. 
Lossless and lossy integrators perform as dependent 
building blocks with the same frequency, but lossy inte-
grator performs as a first order low-pass filter. Lossy inte-
grator can be transformed by using lossless integrator and 
vice versa. This paper uses the transformation of a lossless 
integrator realized by using a lossy integrator. The non-
inverting lossless integrators in Fig. 2 can be easily realized 
by positive feedback outputs. 
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Fig. 4. Non-inverting log-domain lossless integrator realized 
by lossy integrator. 
From Fig. 3 and Fig. 2(b), it is clear that a lossless 
integrator can be realized by positive feedback of the out-
put Iout into the input by using a transistor Q5. The complete 
non-inverting lossless integrator is depicted in Fig. 4 and 
its function is expressed by 
     
1 1
1
1
1
B
out T
Bin
T
kI
I s C V
II s s k
C V

 
 (14) 
Similarly, the inverting log-domain lossless integrator 
can be realized by adding the simple current mirror (in-
verting current amplifier) at the output. The completed 
inverting log-domain lossless integrator is shown in Fig.5. 
The identical bias current (k = 1) are applied then the func-
tion can be expressed as 
   22 2
out B
in T
I s I
I s sC V
  . (15) 
 
Fig. 5. Inverting log-domain lossless integrator realized by 
lossy integrator. 
3. Current-mode Log-domain QSO 
To confirm the theory, the quadrature sinusoidal 
oscillator based on the structure in Fig. 1 is implemented as 
shown in Fig. 6. Each integrator stage provides high output 
impedance that can drive the succeeding current-mode 
stage. The characteristic equation can be written as 
  
2
2
1 2 1
1 0B B
T T
I Iks s k
C V C C V
      
. (16) 
The condition of oscillation is obtained by setting 
k = 1 in (16). The frequency of oscillation (0) can be 
expressed as 
 
0
1 2
B
T
I
V C C
  . (17) 
The parameters IB, and VT represent controlled bias 
current and thermal voltage (26 mV at room temperature), 
respectively. From (17), 0 can be linearly tuned by ad-
justing biased current (IB). 
 
Fig. 6. Current-mode log-domain quadrature sinusoidal oscillator. 
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4. Nonideality Studies 
Log-domain filter suffers from transistor nonideali-
ties. The study of nonideal log-domain filters is compli-
cated in view of the fact that the non-linear logarithmic-
exponential operations inherent in the circuit result in 
transcendental equations. This paper derives equations 
describing the nonideal characteristics of log-domain 
circuit as a consequence of the deviations in the nonideal 
parameters. This section shows the effects of the transistor 
parasitic in Fig. 7 based on a small-signal model using 
base-emitter resistance (r), base-emitter capacitance (C), 
and base-collector capacitance (Cµ). We assume that the 
other parasitic capacitances are very small and the imped-
ance of the collector-emitter (rce) is high. Physical 
parameters such as area mismatch and early voltage are 
also discussed. 
 
Fig. 7. Simple small signal of BJT transistor. 
4.1 Parasitic Resistance (r and ) 
Parasitic base-emitter resistance (r) is a major 
limitation of the translinear circuit accuracy at high-
frequencies.  
From the small-signal model of bipolar transistor, 
when the parasitic capacitances are neglected, the effect of 
r to non-inverting lossless integrator transfer function is 
described in (18). Assuming that the transconductances of 
the transistors are matched, the transfer function becomes 
(19.1).  
Considering the transistor current gain i= gmiri, the 
frequency response of low-pass filter can be rewritten in 
terms of  as (19.2). From (19), it can be seen that the 
parasitic resistances and  produce a small deviation in the 
frequency response. The use of high current gain () tran-
sistors can reduce this effects. 
4.2 Parasitic Capacitance (C and Cµ) 
Parasitic base-emitter capacitance (C) is also a major 
limitation to translinear circuit accuracy, particularly at 
high-frequencies. Using the small-signal model of the bi-
polar transistor with parasitic capacitances, the effect of C 
to non-inverting lossless integrator transfer function can be 
approximated to (20). Again assuming that the transcon-
ductances of the transistors are matched, the transfer func-
tion becomes (21). 
Similarly, parasitic base-collector capacitance (Cµ) is 
also a major limitation to translinear circuit accuracy. The 
effect of the base-collector capacitance to the non-inverting 
lossless integrator transfer function is given by (22). As-
suming that the transconductances of the transistors are 
matched, the transfer function becomes (23). 
 
  
 
 1 4 4 5 1 2 1 3 2 3 3 3
1 1 2 2 3 4 1 3 3 4 5 1 2 2 4 5 1 2 3 2 3 4 5
1 2 2 3 5 3 5 3 4 5 1 5 2 4 5 1 3 5 2 3 4 5
1 2 2 3
out m m m m m
in m m m m m m m m m
m m m m m m m m m
m m
i s g r r g r g g r r g r
i s g g r r r g g r r r g g r r r g g g r r r r
g g r r r g g r r r g g r r r g g g r r r r
s g g r r
     
            
            
 
    
   
  4 5 1 1 3 4 5 1 2 2 4 5 1m mr r C g r r r C g r r r C        
 (18) 
   
 
   1 4 5 2 3 2 31 3 2 4 4 5 2 5 4 5 1 2 3 2 32
out m m
in m m
i s g r r g r r r r
i s g r r r r r r r sr r C g r r r r
     
            
        (19.1) 
   
 
   1 4 5 2 3 2 31 3 2 4 4 5 2 5 4 5 1 2 3 2 32
out
in
i s r r r r
i s r r r r r r sr r C r r r
   
          
 
 
        (19.2) 
   
 1 1 3 4 1 4 3 3 4 2
1 2 1 1 2 3 1 2 4 1 2 51
1 2 3 1 3 5
1 3 2 3 5 2 1 5 3
out m m m m m m m
m m m m m m m min
m m m m m m
m m m m m m
i s g g g s g g C g g C
g g C g g C g g C g g Ci s
g g g g g g s
g g C g g C g g C
 
  
  
           
 (20) 
     11 1 4 5 22
out m
in
i s g
i s s C C C C  
     (21) 
   
 1 2 4 3 4 1 1 3 41
1 2 1 1 2 5 1 3 1 2 3 21
1 2 3 1 3 5
3 5 1 1 3 5 2 3 3 1 2 4
m m m m m m mout
m m m m m m m min
m m m m m m
m m m m m m m m
g g g s g g C g g Ci s
g g C g g C g g C g g Ci s
g g g g g g s
g g C g g C g g C g g C
 
  
   
             
 (22) 
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     
 
 1 411 1 1 2 3 4 52 2
mout
in
g s C Ci s
i s s C C C C C C
 
    
       . (23) 
From (21) and (23), it can be seen that parasitic 
capacitances Ci and Cµi produce a small deviation in the 
frequency response of lossless integrators. This qualitative 
analysis shows that the transistor nonidealities, including 
the parasitic resistances and parasitic capacitances, are the 
sources of error within log-domain circuits. Finite beta and 
base-emitter resistance have generally been identified as 
the most problematic error sources at lower frequencies 
[25]. Since the natural frequency is of the form 0= I / CVT, 
high frequency operation can be realized by increasing the 
bias current or by reducing the capacitance. To maintain 
the low-power, the bias currents are kept at a lower level 
and the integrating capacitance is increased. To prevent 
significant distortion, the selected capacitance C should be 
such that 
 4 7i iC C C   . (24) 
Furthermore, equation (23) gives the zero, which af-
fects the lossless integrators at very high frequencies. This 
zero can be approximately expressed as 
 
2
m
i
gz
C
 . (25) 
4.3 Area Mismatches 
Emitter area mismatches cause variations in the satu-
ration current (IS) between transistors. Taking into account 
the emitter area, equation (12) can be rewritten as 
 1 out Tin out
C I VkI I
I


   (26) 
where 3 4 3 4
1 2 1 2
S S
S S
I I A A
I I A A
   .  
From (26), it is clear that area mismatches introduce only 
a change in the proportionality constant or DC gain of the 
low-pass filter without affecting the linearity or the time 
constant of the circuit. The gain error can be easily 
compensated by adjusting one of the DC bias currents. 
4.4 Early Effect 
Early effect (base-width modulation) causes the col-
lector current error by the collector-emitter and base-col-
lector voltages. Considering the variation of collector-
emitter voltage, the collector current can be written as    1 expc ce A S be TI V V I V V  , where VA is the forward-
biased early voltage. An analysis of the integrator shows 
the early effect with a scalar error to the DC gain of the 
circuit as in the case of area mismatches. Since Vce is sig-
nal-dependent, the device base-width modulation also 
introduces distortion. Since the voltage swings in the cur-
rent-mode companding circuits are very low (Vbes), the 
early effect is not a major source of distortion. 
4.5 Errors of Bias Currents 
The proposed log-domain filter employs bias currents 
which are provided by positive and negative current 
sources. The positive (IBP) and negative (IBN) current 
sources are respectively replaced by positive and negative 
current mirrors in Fig. 8. The transconductance of transis-
tors are controlled by the particular bias currents. Positive 
and negative current mirror errors which affect the filter 
performances are considered. Taking the small signal 
model into account, and neglecting the parasitic resistance 
and capacitance, the lossless integrator in Fig. 4 can be 
rewritten as 
        1 3 4 11 1 2 3 1 3 5 1 2 1
out m m m
in m m m m m m m m
i s g g g
i s g g g g g g s g g C
   . (27) 
Based on the configuration of Fig. 4, the positive and 
negative current biases are given by IBP= PIB and 
IBN= NIB, where P and N represent the current gain of 
the positive and negative current mirrors, respectively. It 
can be seen that transconductances gm2= gm5, then equation 
(27) becomes 
   1 3 41 2 1 1 1
out m m BN BP P B
in m T BN T
i s g g I I I
i s sg C sV I C sV C
   . (28) 
It can be seen that the current gain of current mirrors 
affect the translinear current gain and lossless integrator 
configuration. In view of this, the frequency of oscillation 
(0n) can be rewritten as 
 
0
1 2
P B
n
T
I
V C C
  . (29) 
As seen from (29) and (17), there is a slight deviation 
in the frequency of oscillation due to the mismatch in bias 
currents. The error of bias current can be eliminated by 
using the accurate bias currents as well as cascode current 
mirrors. 
5. Simulation Results 
In order to verify the operation of QSO topology in 
Fig. 6, power supply voltage is assigned to VCC= 2.5 V, 
k = 1.472 and the bias current IB was varied from 0.1 A to 
1,000 A. To prevent the parasitic effects of the filter, 
capacitors should be much larger than 4C + 7Cµ by as-
signing C1 = C2 = 50 pF. According to section 2, the low-
frequency stage gain of lossless integrators must be unity 
based on identical current bias IB. The NPN high-speed 
bipolar technology (HSB2) provided by ST Microelec-
tronics [26] is used in the simulations and listed in Tab. 
RADIOENGINEERING, VOL. 20, NO. 3, SEPTEMBER 2011 605 
1(a). The bias currents realized by using the current mirrors 
as shown in Fig. 8 are provided by NPN and PNP 
(HFA3128 transistor arrays) models in Tab. 1(a) and (b), 
respectively. The two-phase current sinusoidal signal out-
puts are illustrated in Fig. 9. The simulated oscillation 
frequency is 12 MHz, while the theoretically predicted 
value is 12.24 MHz. Simulated values of power consump-
tion are obtained around 2.46 mW. Two outputs are ob-
tained 90 degree phase difference. 
 
Fig. 8. Biasing circuit of proposed QSO. 
 
(a) NPN-HSB2 provided by ST Microelectronics 
.MODEL C12TYP NPN  
+ (IS=7.40E-018 BF=1.00E+002 BR=1.00E+000 NF=1.00E+000 
+ NR=1.00E+000 TF=6.00E-012 TR=1.00E-008 XTF=1.00E+001 
+ VTF=1.50E+000 ITF=2.30E-002 PTF=3.75E+001 VAF=4.50E+001 
+ VAR=3.00E+000 IKF=3.10E-002 IKR=3.80E-003 ISE=2.80E-016 
+ NE=2.00E+000 ISC=1.50E-016 NC=1.50E+000 RE=5.26E+000 
+ RB=5.58E+001 IRB=0.00E+000 RBM=1.55E+001 RC=8.09E+001 
+ CJE=3.21E-014 VJE=1.05E+000 MJE=1.60E-001 CJC=2.37E-014 
+ VJC=8.60E-001 MJC=3.40E-001 XCJC=2.30E-001 CJS=1.95E-014 
+ VJS=8.20E-001 MJS=3.20E-001 EG=1.17E+000 XTB=1.70E+000 
+ XTI=3.00E+000 KF=0.00E+000 AF=1.00E+000 FC=5.00E-001)
(b) PNP-HFA3128 provided by Intersil 
.model HFA3128 PNP 
+ (IS=1.027E-16 XTI=3.000E+00 EG=1.110E+00 VAF=3.000E+01 
+ VAR=4.500E+00 BF=5.228E+01 ISE=9.398E-20 NE=1.400E+00 
+ IKF=5.412E-02 XTB=0.000E+00 BR=7.000E+00 ISC=1.027E-14 
+ NC=1.800E+00 IKR=5.412E-02 RC=3.420E+01 CJC=4.951E-13 
+ MJC=3.000E-01 VJC=1.230E+00 FC=5.000E-01 CJE=2.927E-13 
+ MJE=5.700E-01 VJE=8.800E-01 TR=4.000E-09 TF=20.05E-12 
+ ITF=2.001E-02 XTF=1.534E+00 VTF=1.800E+00 PTF=0.000E+00 
+ XCJC=9.000E-01 CJS=1.150E-13 VJS=7.500E-01 MJS=0.000E+00 
+ RE=1.848E+00 RB=3 
Tab. 1. Bipolar model parameter of used for SPICE 
simulation. 
 
Fig. 9. Sinusoidal output 12 MHz when IB= 100 A.  
The frequency spectrum of the sinusoidal signal out-
put of Fig. 9 is shown in Fig. 10. The 2nd harmonic com-
ponent is around 415.48 nA, while the amplitude of the 
fundamental component is around 43.57 µA; hence, the 
THD is around 0.93%. 
 
Fig. 10. Spectrum of signal in Fig. 8. 
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Fig. 11. Tunable frequency of oscillation by using various bias 
currents. 
The tunable frequency of oscillation of QSO can be 
accommodated by varying the current bias (IB) from 
0.01 µA to 1,000 µA with different capacitor values. 
A comparison of the simulation and theoretical results are 
shown in Fig. 11. A wide-range of frequency of oscillation 
(from 1 kHz to 100 MHz) can be obtained based on 
C1= C2= 50 pF. The PSpice simulation results agree well 
with the theoretical results. 
6. Conclusion 
A novel low-voltage current-mode QSO based on 
log-domain lossless integrator has been presented. Lossless 
integrators are realized based on lossy integrator. Non-
inverting lossless integrator is realized by five transistors 
and a grounded capacitor with three bias currents. Invert-
ing lossless integrator is realized by seven transistors and 
a grounded capacitor with four bias currents. Inverting and 
non-inverting lossless integrator can easily be obtained 
based on the same configuration. This completed QSO 
consists of 14 transistors and 2 grounded capacitors with 9 
bias currents. Quadrature output currents with high output 
impedance are produced based on a 2.5V power supply.  
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A wide-range of tunable frequency response (from 1 kHz 
to 100 MHz) can be obtained by varying IB from 0.01 µA 
to 1,000 µA with a THD (12 MHz) around 0.93%. 
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